Regviz

Silicon Labs /EFR32ZG23B020F512IM48 /BUFC_S /LPMODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPMODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1024IM40/BUFC_NS/LPMODE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LPENBYSEQ)LPENBYSEQ 0 (LPENBYM33)LPENBYM33

Description

No Description

Fields

LPENBYSEQ

Low power mode enable from sequencer
LPENBYM33

Low power mode enable from M33

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data